Dynamic Hardware Isolation for Efficient Resiliency and Security in Multicore Architectures
Digital Document
Handle |
Handle
http://hdl.handle.net/11134/20002:860651712
|
||||||
---|---|---|---|---|---|---|---|
Persons |
Persons
Creator (cre): Omar, Hazma
Major Advisor (mja): Khan, Omer
Major Advisor (mja): Van Dijk, Marten
Associate Advisor (asa): Chandy, John
|
||||||
Title |
Title
Title
Dynamic Hardware Isolation for Efficient Resiliency and Security in Multicore Architectures
|
||||||
Origin Information |
Origin Information
|
||||||
Parent Item |
Parent Item
|
||||||
Resource Type |
Resource Type
|
||||||
Digital Origin |
Digital Origin
reformatted digital
|
||||||
Description |
Description
Multicore processors are progressively deploying safety-critical applications that demand an efficient, secure, and resilient execution environment to satisfy the safety standards and real-time constraints. However, the concurrent execution of these applications promote space-time sharing of hardware resources, resulting in interference. Hardware interference induces non-deterministic and unpredictable performance trends as applications tend to compete for utilizing these resources. In addition to diminished resiliency guarantees, the interference effects open up numerous side channels for adversaries to leak confidential information, essentially hurting processor security guarantees. This dissertation proposes a novel multicore architecture that incorporates the principle of strong in hardware to construct strongly isolated clusters of cores, where each cluster is provided with its own dedicated set of resources. It guarantees applications with no interference, resulting in an efficient execution environment for resiliency and security. The proposed architecture implements dynamic hardware isolation, a mechanism where clusters are allowed to dynamically reconfigure their resources to adapt the performance variations among deployed applications. Consequently, loadbalanced execution of concurrent applications improves overall system utilization and throughput, whilst assuring strong security and resiliency guarantees. The proposed architecture is prototyped and evaluated on a real Tilera®Tile-Gx72TM multicore, exhibiting its effectiveness.
|
||||||
Genre |
Genre
|
||||||
Organizations |
Organizations
Degree granting institution (dgg): University of Connecticut
|
||||||
Held By | |||||||
Use and Reproduction |
Use and Reproduction
These Materials are provided for educational and research purposes only.
|
||||||
Degree Name |
Degree Name
Doctor of Philosophy
|
||||||
Degree Level |
Degree Level
Doctoral
|
||||||
Degree Discipline |
Degree Discipline
Electrical Engineering
|
||||||
Local Identifier |
Local Identifier
S_18476672
|